(19) (11) Publication number: **103**

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: **10042413**

(22) Application date: **24.02.98**

(51) Intl. Cl.: **G06T 3/40** H04N 5/228 H04N

(30) Priority: **24.02.97 US 97 804623**

(43) Date of application publication: **18.12.98**

(84) Designated contracting states:

(71) Applicant: **PARADISE ELECTRON**

(72) Inventor: **EGLIT ALEXANDER J**

(74) Representative:

(54) METHOD AND DEVICE FOR SCALING UP IMAGE

(57) Abstract:

PROBLEM TO BE SOLVED: To provide an up scaler which generates a destination image by scaling up a source image without the need to maintain the aspect ratio (ratio of the length and width of the source image) of the source image.

SOLUTION: The source image data are received at a 1st clock rate and the destination image is generated at a 2nd clock rate. The 2nd clock rate is so calculated that a frame rate at which the source image is received becomes equal to a frame rate at which a scaled-up image is generated. For this clock rate, the up scaler 100 can be actualized by using only one line buffer to scale up the source image. A conventional system requires a large-capacity memory such as a frame buffer so as to obtain a similar function.



Other Views:
INPADOC | Derwent...

Title: **JP10334227A2: METHOD AND DEVICE FOR SCALING UP IMAGE**

Country: **JP** Japan
Kind: **A**

Inventor(s): **EGLIT ALEXANDER J**

Applicant/Assignee: **PARADISE ELECTRON INC**
News, Profiles, Stocks and More about this company



View Image

1 page

Issued/Filed Dates: **Dec. 18, 1998** / Feb. 24, 1998

Application Number: **JP1998000042413**

IPC Class: **G06T 3/40;** H04N 5/228; H04N 5/262;

Priority Number(s): Feb. 24, 1997 **US1997000804623**

Abstract:

Problem to be solved: To provide an up scaler which generates a destination image by scaling up a source image without the need to maintain the aspect ratio (ratio of the length and width of the source image) of the source image.
Solution: The source image data are received at a 1st clock rate and the destination image is generated at a 2nd clock rate. The 2nd clock rate is so calculated that a frame rate at which the source image is received becomes equal to a frame rate at which a scaled-up image is generated. For this clock rate, the up scaler 100 can be actualized by using only one line buffer to scale up the source image. A conventional system requires a large-capacity memory such as a frame buffer so as to obtain a similar function.

Family: Show known family members

Other Abstract Info: DERABS G98-250664

Foreign References: No patents reference this one